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Analysis of an anomalous hump in gate current after dynamic negative bias stress in Hf x Zr 1-x O 2 /metal gate p-channel metal-oxide-semiconductor field-effect transistors With the scaling down of metal-oxide semiconductor field-effect transistors (MOSFETs), gate current changes from Fowler-Nordheim tunneling current to direct tunneling current, causing power dissipation to increase and performance to degrade. In addition, conventional SiO 2 -based dielectrics have approached their physical limits. Hence, replacing SiO 2 -based dielectric with high-k based dielectric is a valid way to solve these problems. Furthermore, high-k/metal gate can be integrated with the techniques of silicon on insulator (SOI), 1-3 strained-silicon, 4, 5 and multi-gate to improve device characteristic. As recommended in the International Technology Roadmap for Semiconductors, Hf-based dielectrics have been heavily studied to replace SiO 2 -based dielectrics in recent years. 6, 7 However, HfO 2 suffers from charge trapping, [8] [9] [10] mobility degradation, threshold voltage (V t ) instability, and positive bias temperature instability (PBTI) issues. Recently, the Hf x Zr 1-x O 2 dielectrics have been shown to be a superior gate dielectric to Hf-based dielectric. [11] [12] [13] In terms of material characteristics, Zr-doping in HfO 2 transforms the monoclinic crystal structure into a tetragonal crystal structure, leading to a rise in the value of dielectric constant and a decrease in grain size. For electrical characteristics, the increasing value of dielectric constant leads to a decrease in V t . Diminishing grain size makes Hf x Zr 1-x O 2 dielectric oxidize more completely during annealing, causing a reduction in charge trapping, an increase in mobility, and a decrease in PBTI.
14 Thus, this study focuses mainly on gate current fitting for Hf x Zr 1-x O 2 dielectrics p-MOSFETs in dynamic negative bias stress (NBS) because devices generally operate in the dynamic state and gate current generates an anomalous hump. The causes of the hump are explained in this letter.
The Hf x Zr 1-x O 2 /metal gate p-MOSFETs (x ¼ 8%-10%) used in this study is fabricated through the gate last process. First, high quality thermal oxide with thickness of 1 nm was grown as an interfacial layer. Second, HfO 2 , ZrO 2, and HfO 2 dielectrics were deposited in that order by atomic layer deposition (ALD). Then, after annealing, Hf x Zr 1-x O 2 with thickness of 2 nm was formed. This process may be crystallized into monoclinic crystal structure or tetragonal crystal structure. Finally, Ti x N 1Àx was deposited by physical vapor deposition (PVD). Metal gate can eliminate gate depletion and resist remote phonon scattering. 15, 16 The p-MOSFETs are stressed in the dynamic condition with 50% duty cycle. A pulse train with high-voltage of V t -1.1 V, low-voltage of 0 V, and frequency of 10 kHz was applied on the gate terminal. I g -V g transfer curves were measured with the source, drain, and body terminals all grounded with V g given from 0 V to À1.3 V. Then through body floating (BF) and source/drain floating (SDF) process, the current path and carrier polarity can be confirmed. Next, I g -V g curve is fitted by FrenkelPoole current and tunneling current after 0 s and 1000 s dynamic NBS. All experimental curves were measured using an Agilent B1500 semiconductor parameter analyzer.
Figures 1(a) and 1(b) show the I d -V g and I g -V g transfer characteristic curves with À50 mV drain voltage under the dynamic NBS at 0 s, 1 s, 10 s, 100 s, 300 s, 500 s, 700 s, and 1000 s. Clearly, the V t shift 390 mV in the negative direction and on-current is degraded after the dynamic NBS. Furthermore, subthreshold swing degradation is slight. Thus, V t shift can be mainly attributed to hole trapping in high-k bulk. However, the gate current hump appears clearly in Fig. 1(b) until 100 s dynamic NBS. With hole trapping increasing, the gate current hump becomes clearer. Therefore, the hump can be generated only when enough holes are trapped in high-k bulk. To further understand the causes of the hump, fitting and distinguishing gate current are necessary. Figure 2(a) shows I g -V g characteristics with BF, source/drain floating (SDF), and body/source/drain all grounded (SDB). Obviously, the I g -V g characteristic in BF is similar to that in SDB, and the I g -V g characteristic in SDF is much smaller than that in both SDB and BF. These results indicate that holes transfer from source/drain to the gate, rather than electrons transfer from gate to body. Moreover, gate current is fitted under initial as shown in Fig. 2(b) , where it can be observed that gate current is confirmed to be the Frenkel-Poole mechanism. These results can be explained from the energy band diagram shown in Fig. 2(a) ; holes transfer from source/drain to gate with the Frenkel-Poole mechanism.
After confirming Frenkel-Poole mechanism under initial, the I g -V g characteristic is fitted after 1000 s dynamic NBS in the Fig. 3(a) . Clearly, section A indicates the Frenkel-Poole current in Fig. 3(b) , from V g ¼ À0.44 to V g ¼ À0.56, while section B is tunneling current in Fig. 3(c) , from V g ¼ À0.80 to V g ¼ À0.92, and section C is again Frenkel-Poole current in Fig. 3(d) , from V g ¼ À1.18 to V g ¼ À1.3. In addition, in the V g < V t ¼ 0.9 V situation, Frenkel-Poole current transfers to tunneling current with V g increasing. On the contrary, tunneling current transfers to Frenkel-Poole current when V g > V t . Frenkel-Poole current and tunneling current are a series; whichever current is smaller dominates the current path. Therefore, Frenkel-Poole current dominates current path because J Frenkel-Poole ( J Tunneling , while tunneling current dominates current path when J Frenkel-Poole ) J Tunneling . Therefore, the conditions under which a hump is generated is J Frenkel-Poole ) J Tunneling .
Figures 4(a) and 4(b) show that energy diagrams for V g ¼ 0 V with hole trapping and without hole trapping, respectively. Note that E high-k becomes large and E SiO2 reduces with hole trapping. An increase in E high-k produces a larger Frenkel-Poole current, and a reduction in E SiO2 produces a larger DE trap , causing tunneling current to decrease. DE trap indicates the energy from the conduction band in the surface to trap level. Therefore, with hole trapping increasing, J Frenkel-Poole is larger than J Tunneling . Because the hump generation condition is J Frenkel-Poole ) J Tunneling , the hole trapping leads to a more significant hump. In Figs. 1(a) and 1(b), it can be observed that the more holes that are captured in high-k bulk, the clearer gate current hump we can see. Figure 4 (c) shows energy diagrams in the V g < V t situation with hole trapping. The electric field must follow the formula
, where Q indicates the quantity of hole trapping (Q > 0), E sio2 indicates an electric field in the SiO 2 , and E high-k is an electric field in the high-k. The voltage across gate oxide is small when V g < V t . Hence, Q/E sio2 cannot be ignored (Q ) E sio2 ). This result makes e high-k < e 0 and E high-k > E sio2 . When V g is swept from 0 V to V t on the device with a large amount of hole trapping in high-k bulk, most of the applied gate voltage drops in the Hf x Zr 1-x O 2 layer. This is the reason why J Frenkel-Poole after dynamic NBS appears earlier than J Frenkel-Poole under initial. Nevertheless, relatively smaller voltage drops in the SiO 2 layer, leading to a slight rise in J Tunneling due to a small variation in DE trap . With an increase in V g , J Frenkel-Poole increases significantly while J Tunneling changes only slightly. This causes J Frenkel-Poole to change to J Tunneling . At the beginning stages, J Frenkel-Poole appears in section A (Fig. 3(a) ) owing to the supply of holes exceeding the demand (J Tunneling ) J Frenkel-Poole ). Next, J Tunneling appears in section B (Fig. 3(a) ), because the supply of holes is unable to meet the demand (J Tunneling ( J Frenkel-Poole ). 
On the contrary, V g applied to SiO 2 and Hf x Zr 1-x O 2 in the V g > V t condition is large, causing Q/E sio2 to be ignored (Q ( E sio2 ). This result leads to e high-k > e sio2 and E high-k < E sio2 . Therefore, with V g increasing, DE trap decreases, and J Tunneling increases sharply due to the exponential dependence on DE trap . This is the reason why J Tunneling changes to J Frenkel-Poole . Finally, J Frenkel-Poole appears in section C ( Fig. 3(a) ), since the supply of holes exceeds the demand (J Tunneling ) J Frenkel-Poole ).
In summary, the V t shifts 390 mV in the negative direction and the hump generates in the I g -V g transfer characteristic curves after dynamic NBS, and these are results of hole trapping in high-k bulk. Through fitting and distinguishing gate current under initial, holes transfer through the Frenkel-Poole mechanism from the source and drain. Gate current fitting after dynamic NBS indicates that J Frenkel-Poole changes to J Tunneling in the V g < V t situation owing to the influence of E high-k > E sio2 , while J Tunneling changes to J Frenkel-Poole in the V g > V t condition due to the influence of E high-k < E sio2 . These phenomena can be attributed to the fact that the electric field must follow the formula E high-k e high-k ¼ Q þ E sio2 e sio2 .
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